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ACT 6) 
This invention relates generally to transistor switching 
circuits and more particularly to transistorized trigger 
circuits wherein power is supplied to a load only during 
the time that a signal is applied to the input terminal. 
This is accomplished through the use of a control cir- 
cuit, including a pair of collector-to-base-connected, com- 
plementary transistors. The control circuit is coupled 
between an output terminal or load and a single source 
of positive operating potential in a manner such that re- 
generative conductivity may be achieved to thus establish 
current flow through the pair of transistors to provide a 
positive voltage step at the output terminal, and, converse- 
ly, provide a negative voltage step, to zero volts, at the 
output terminal when the current is interrupted through 
the pair of transistors. Initiation, as well as interruption 
of current flow through the pair of transistors, is achieved 
by employing a third transistor having its base connected 
between a signal input or trigger voltage terminal and 
the control circuit. 
Origin of inv‘ention 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 U.S.C. 4257). 
Background of the invenfion 
The D.C.-coupled multivibrator commonly referred 
to as the “Schmitt trigger” is an important and extensively 
used switching circuit. This switching circuit can func- 
tion as an amplifude comparator, indicating by one or the 
other of its two stable states, whether an input voltage 
is above or below a specified level. Another useful func- 
tion of the Schmitt trigger is in waveshaping; the circuit 
provides an excellent “squaring circuit” since the output 
waveform will be a square wave without regard to the 
waveform of the input signal provided only that it reaches 
‘ the preset trigger level. In another application the cir- 
cuit is triggered between its two stable states by alternate 
positive and negative pulses. The present invention may 
be utilized in all of the aforementioned applications. 
It is very important in space vehicles and in missiles 
that power supply demands be reduced to an absolute 
minimum in order to conserve space and weight. 
Summary 
The circuit of the present invention reduces power 
supply demand requirements by eliminating, for all prac- 
tical purposes, power consumption when the circuit is 
not actually operated. Schmitt trigger circuits of the 
prior art are characterized by an appreciable stand-by cur- 
rent requirement during the period when the input signal 
is below the trigger level. The present invention accom- 
plishes the functions of a conventional Schmitt trigger 
with a new circuit arrangement without stand-by current 
requirements. That is, in the stand-by condition no cur- 
rent is drawn exoept for a very small amount due to cur- 
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rent leakage across the transistors. The circuit utilizes 
three transistors which are in an ‘‘OF condfiicm or noa- 
conducting state except when a positive voltage in excess 
of the trigger level is applied across the input terminals. 
In a typical construction a positive input signal turns OB 
all three transistors, thus completing a circuit which per- 
mits current to flow from ground through the output load 
and to the positive supply terminal. Thus, power is 
drawn from the supply only when the preset trigger leveE 
is exceeded. 
It is therefore an object of the invention to provide 
a switching circuit having improved economy of opera- 
tion. 
Another object of the invention is to provide a tran- 
sistor switching circuit which essentially eliminates power 
consumption when the circuit is not actually operating. 
It is another object of the invention to provide. a novel 
and improved Schmitt trigger circuit which requires only 
a single source of operating potential. 
Still another object of the invention is to provide a 
novel and improved transistor switching circuit of the 
Schmitt trigger type which has significant power require- 
ments only during the “on“ or conducting state. 
Yet another object of the invention is to provide a 
novel and improved D.C.-trigger circuit which is partic- 
ularly suitable for applications requiring a minimum 
power demand. 
These and other objects of the invention will become 
more fully understood upon consideration of the follow- 
ing detailed description and drawings. 
Description of the preferred embodiments 
FIGURE 1 is a schematic circuit diagram of one em- 
bodiment of the invention having a fixed trigger level; and 
FIGURE 2 is a schematic circuit diagram of an alter- 
native embodiment of the invention having an adjustable 
trigger level. 
Referring now to FIGURE 1 there is shown a schematic 
circuit diagram of one embodiment of the invention em- 
ploying two NPN and one PNP junction transistors. By 
way of example, this circuit may be designed to have a 
fixed trigger level of approximately one volt. When the 
amplitude of the applied input signal reaches or exceeds 
one volt, the circuit will switch to a conductive state and 
current will flow in a load connected across the outpnt, 
when the input signal falls below 1 volt the circuit will 
return to a non-conducting state. The circuit is precon- 
ditioned to switch when the input signal reaches 0.6 volt. 
This feature of the circuit will be better understood after 
considering the description of circuit operation following 
the discussion of circuit construction. 
The input signal is applied across input terminals 1 and 
2, the latter of which is referenced to ground 3. The input 
signal, applied to terminal 1, is supplied to the base of 
NPN transistor 4 via base resistor 5, and also awars 
across shunt resistor 6. The emitter of transistor 4 is 
referenced to ground 3. The collector of transistor 4 is 
connected directly to the emitter of NPN transistor 7. A 
voltage-dividing network comprising series resistors 8 
and 9 is connected between the base of NPN tramistor 7 
and output terminal 11. The output or load is connected 
across terminals 11 and 12, the latter of which is refer- 
enced to ground 3. The output circuit is designed for a 
load impedance, in  a typical construction, which is greater 
than, or equal to, 500 ohms. 
Diode 13 is connected from the input 1 to the midpoint 
of the network comprising resistors 8 and 9. 
Transistor 14 is a PNP type having its base connected 
to the collector of transistor 7 via the RC network com- 
prising resistor 15 and shunt capacitor 16. Positive oper- 
ating potential, which for example may be of the order 
3,321,645 
of +18 volts, is applied fr terminal 17 to the col- 
lector of transistor 7 via resistor 18 and is also applied 
directly to the emitter of transistor 14. The negative 
terminal of the power supply is referenced to ground 3. 
The functioning of this circuit will now be described. 
A positive input signal exceeding approximately 0.6 
volt, when applied to input terminal 1, will cause tran- 
sistor 4 to saturate and effectively put the emitter of 
transistor '7 at about 1 volt above ground 3. This action 
preconditions the circuit to trigger when the design trigger 
level of 1 volt is reached. Prior to this condition, none 
of the transistors is in a conducting state. When the 
input signal rises above the 1-volt trigger level, the base 
current of transistor 'I Bows through diode 13, resistor 8, 
and transistor 4, thus causing transistor 7 to begin to 
conduct. Some input signal current is lost through re- 
to begin to conduct, thus causing current to flow through 
the output load and additional current to flow into the 
base of transistor 7, thus causing transistor 7 to conduct 
more heavily. In turn, transistor 14 conducts more 
heavily and the regenerative action continues until either 
transistor 7 or transistor 14 saturates. 
The regenerative action occurs so rapidly that the tran- 
sition from a non-conducting to a conducting state of 
transistors 7 and 14 appears as a positive voltage step 
across the load (terminals 11 and 12). A negative volt- 
age step to zero volts across the load occurs when the 
input signal falls below the 1 volt trigger level. 
There is shown in FIGURE 2 an optional variation 
of the circuit wherein the trigger level may be adjusted 
over a given range. This circuit diagram illustrates only 
that portion of the circuit of FIGURE 1 which is to be 
modified and it should be understood that the remaining 
portion of the circuit not shown is identical with that of 
FIGURE 1. Like numbers correspond to identical parts 
in the two figures. 
In this embodiment an adjustable resistance network 
is connected between the collector of transistor 4 and the 
emitter of transistor 7. "'his network comprises potenti- 
ometer 21 having one terminal connected to the collector 
ransistor 4 and the other terminal connected to resistor 
Resistor 22 in turn is connected to the positive power 
ply terminal 17. The arm 23 of potentiometer 21 is 
connected to the emitter of transistor 7. In this embodi- 
ment resistor 22, potentiometer 21 and transistor 4 when 
in its conducting state form, a voltage divider which is 
tapped by the arm 23 of potentiometer 21 to provide an 
adjustable trigger level voltage at the emitter of transistor 
'I. Resistor 22 establishes a maximum limit of adjust- 
ment. The saturated voltage drop of transistor 4 estab- 
lishes the minimum limit of adjustment. 
By way of example, the following list shows typical 
values of the various components used in the circuits, as 
shown in FIGURES 1 and 2. 
Resistor 5 _____-__--_ ------- ___--___- -- _ 1tK 
sistor 6 ___________________________ --__ 56K 
sistor 8 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  __----_ ___- --__ 1K 
sistor 9 ____---__ -- _-- __-_-----_- ---- 33K 
Resistor 15 ____-_____________--__________ 6.81K 
Resistor 18 ___________________------- --__ 56K 
_____________-____-_-__-_ 1K 
Capacitor 14 _____-______________-___ pfif-- 750 _________-_______________ 1N914 
______________--_____---- 2N910 ___________--_-__________ 2N910 
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As can be seen from the foregoing there has been pro- 
vided by the present invention a Schmitt trigger wherein 
no stand-by operating current is required, exclusive of 
transistor leakage current. Another advantage of the 
5 circuit of the invention is that it requires only a single 
source of operating potential. Furthermore, the circuit 
of the invention provides zero output voltage, for all 
practical considerations, in contrast to conventional 
Schmitt trigger circuits wherein the minimum output 
10 potential attainable is measured in volts. 
While there have been shown and described and pointed 
out the fundamental novel features of the invention as 
applied to preferred embodiments, it will be understood 
that various omissions and substitutions and changes in 
15 the form and details of the devices illustrated and in their 
operation may be made by those skilled in the art, with- 
out departing from the spirit of the invention; therefore, 
it is intended that the invention be limited only as indi- 
cated by the scope of the following claims. 
20 What is claimed is: 
1. A switching circuit responsive to an input trigger 
signal having a selectively variable trigger level, com- 
prising: 
an input terminal for receiving said input trigger signal; 
a pair of normally non-conducting regeneratively con- 
nected transistors having opposite types of con- 
ductivity; 
a source of operating potential terminal connected with 
said pair of transistors; 
a normally non-conducting input transistor stage con- 
nected between said input terminal and said pair of 
regeneratively connected transistors, said input tran- 
sistor stage being adapted to conduct in response to 
a given level of said input trigger signal and thereby 
apply an operating bias to one transistor of said pair 
means including a three-terminal adjustable resistance 
network connected between said input transistor 
stage, one transistor of said pair of transistors and 
the source of operating potential terminal for adjust- 
ing the level at which said stage will conduct; 
a diode connected between said input terminal and 
said pair of regeneratively connected transistors for 
causing said one transistor to begin to conduct when 
said input transistor stage is conducting and when 
said input trigger signal exceeds said given level; and, 
output circuit means connected to the other transistor 
of said pair of regeneratively connected transistors 
for providing an output step-function signal in re- 
sponse to the regenerative conduction of said pair of 
transistors initiated by the commencement of conduc- 
tion of said one transistor. 
2. A voltage responsive switching circuit, comprising: 
first and second transistors of like conductivity type and 
a third transistor of opposite conductivity type, each 
of said transistors having a base, an emitter, and a 
collector; 
means connecting the collector of said first transistor to 
the emitter of said second transistor; 
network means connecting the collector of said second 
transistor to the base of said third transistor; 
a source of operating potential connected to said net- 
work means and to the emitter of said third 
transistor; 
a voltage dividing network connected between the base 
of said second transistor and the collector of said 
third transistor, said dividing network having an 
intermediate terminal; 
input circuit means connected to the base of said first 
transistor for receiving an input voltage; 
output circuit means connected to the collector of said 
third transistor; 
a common reference terminal for said input circuit 
means, the emitter of said first transistor, said source 
25 
30 
35 
' of regeneratively connected transistors; 
40 
46 
50 
55 
80 
65 
70 
76 
3,321,046 
of operating potential, and said output circuit means; 
and 
a diode connected between said intermediate terminal 
and said input circuit means. 
3. A voltage responsive switching circuit as defined in 
a direct connection between the collector of said first 
transistor and the emitter of said second transistor. 
4. A voltage responsive switching circuit as defined in 
a three-terminal adjustable resistance network con- 
nected between the collector of said first transistor, 
said source of operating potential, and the emitter of 
said second transistor whereby the voltage amplitude 
at which said switching circuit responds may be 
selectively adjusted. 
5. A switching circuit responsive to the application of 
a given input trigger level to provide a step-function out- 
put signal, comprising: 
a pair of NPN transistors and a PNP transistor, each of 
said transistors having a base, an emitter, and a 
collector; 
means connecting the collector of one of said NPN 
transistors to the emitter of the other of said NPN 
transistors; 
impedance means connecting the collector of said other 
NPN transistor to the base of said PNP transistor; 
means for supplying an operating potential to the 
collector of said other NPN transistar and to the 
emitter of said PNP transistor, said operating poten- 
tial supply means being referenced to ground; 
a first output terminal connected to the collector of 
said PNP transistor; 
a second output terminal connected to ground; 
a voltage dividing network connected between said out- 
put terminal and the base of said other NPN 
transistor; 
input circuit means connected to the base of said one 
NPN transistor for receiving said trigger level; and 
a diode connected between said input circuit means and 
the intermediate connection to said voltage dividing 
network. 
claim 2 wherein said connecting means comprises: 
claim 2 wherein said connecting means comprises: 
6. In combination: 
first and second transistors of like conductivity type 
and a transistor of opposite conductivity type, each 
of said transistors being normally non-conducting 
and each having an emitter, a collector, and a base; 
input circuit means connected to the base of said first 
transistor; 
means for connecting the emitter of said first transistor 
to a ground reference; 
a first circuit path interconnecting the callector of said 
first transistor with the emitter of said second tran- 
sistor; 
a second circuit path interconnecting the collector of 
said second transistor with the base of said third 
transistor; 
said second circuit path including a resistance-capac- 
itance network; 
a signal output terminal; 
a series resistance network connecting the base of said 
second transistor to said output terminal; 
means oonnecting the collector of said third transistor 
directly to said output terminal; 
a diode having one end connected to said input circuit 
means and the other end to an intermediate. point of 
said series resistance network; and, 
a source of operating potential connected to the emitter 
of said third transistor, and to the junction between 
said resistance capacitance network, and to the col- 
lector of said second transistor, whereby an input 
signal applied to said input circuit means will cause 
conduction of said first, second, and third transistors. 
9. The combination defined' in. claim 6 wherein said 
a signal input terminal; 
a first resistor connected between said signal input ter- 
a second resistorconneded betweerr said input terminal 
means connecting said me endof said diode to said 
8. The combination defhed in claim 6 wherein said 
a three-terminal resistance network having ita first ter- 
minal connected to the collector of said first tran- 
sistor, its second terminal connected to the emitter 
of said second transistar; and its third terminal mn- 
nected ta said: source of operating potential. 
input circuit means comprises: 
5 minal and said groundlreferenctx 
and the base of said first trmsistor; and 
input terminal. 
first circuit path includes: 
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9. The Combination deEned in claim 6 having: 
a resistance connected in s d e s  between said junctbn 
10. A trigger circnit responsive. ta  changes in the am- 
plitude of an input voltage about a given trigger levellto 
provide a-step-function output signal, said Circuit cam- 
prising : 
and said source ofoperating potential. 
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first and second normally non=conducting NPN junc- 
tion transistors; 
a normally non-conducting PNP junction transistor, 
each of said transistors havinga collector, an emitter, 
and a base; 
means for supplying an operating vo!tage to the col- 
lector of said second NPN transistor, and to the 
emitter of said PNP transistor, said voltage supply 
means being referenced to ground; 
a connectionfrom the collector of said fitst NPN tran- 
sistor to the. emitter of said secund NPN transistor; 
a connection between the emitter of said first NPN 
transistor and ground! 
a voltage dividing network in series with the base of 
said second NPN transistor and the collector of said 
PNP transistor; 
an RC network cannected in series with the collector 
of said second NPN transistor and the base of said 
PNP transistor; 
an input terminal; 
a resistor connected between. said. input terminal and 
the base of said first NPN transistor; 
a diode connected between said input terminal and the 
intermediate connection of said voltage divider; and 
output terminal means for connecting a load between 
ground and the collector of said ENP transistor. 
11. A trigger circuit responsive to changes in the am- 
plitude of an input voltage. abaut a given trigger level to 
provide a step-function outQut signal, said circuit com- 
prising: 
first and second normally nonxonducting NPN. junction 
transistors; 
a normally non-conducting PNP junction transistor, 
each ofsaid transistors having a collector, an emitter, 
and a base; 
.means for supplying an operating volfage to the col- 
lector of said second NPN transistor, and to the 
emitter of said PNP transistor, said voltage supply 
means being referenced to ground; 
a first voltage dividing network connected between the 
collector of. said first NPN transistor. and said voltage 
supply means and having ifs intermediate connection 
connected to the emitter of said. second NPN tran- 
sistor; 
a connection- between the emitter of said first NPN 
transistor and ground; 
a second voltage dividing network in series with the 
base of said second NPN transistor-and the co!lector 
of said PNP transistor; 
an AC network connected in series with the collector 
of said second NPN transistor and the.. base of said 
PBP transistor; 
3 , 3 a i , 6 ~  
an input terminal; 
a resistor connected between said input terminal and 
the base of said first NPN transistor; 
a diode connected between said input terminal and the 
intermediate connection of said voltage divider; and 5 
output terminal means for connecting a load between 
ground and the collector of said PNP transistor. 
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